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(57) ABSTRACT 
The disclosed invention is a distributed control system for 
operating a DC bus fed by disparate DC power sources that 
service a known or unknown load. The voltage sources vary 
in v-i characteristics and have time-varying, maximum sup-
ply capacities. Each source is connected to the bus via a 
boost converter, which may have different dynamic charac-
teristics and power transfer capacities, but are controlled 
through PWM. The invention tracks the time-varying power 
sources and apportions their power contribution while main-
taining the DC bus voltage within the specifications. A 
central digital controller solves the steady-state system for 
the optimal duty cycle settings that achieve a desired power 
supply apportionment scheme for a known or predictable 
DC load. A distributed networked control system is derived 
from the central system that utilizes communications among 
controllers to compute a shared estimate of the unknown 
time-varying load through shared bus current measurements 
and bus voltage measurements. 
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DISTRIBUTED CONTROL SYSTEM FOR 
PARALLEL-CONNECTED DC BOOST 
CONVERTERS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application claims the benefit of U.S. Provisional 
Application No. 61/794,484 filed Mar. 15, 2013, titled 
DISTRIBUTED CONTROL SYSTEM FOR PARALLEL-
CONNECTED DC BOOST CONVERTERS. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
2 
represent like parts and assemblies throughout the several 
views. Reference to various embodiments does not limit the 
scope of the claims attached hereto. Additionally, any 
examples set forth in this specification are not intended to be 
5 limiting and merely set forth some of the many possible 
embodiments for the appended claims. It is understood that 
various omissions and substitutions of equivalents are con-
templated as circumstances may suggest or render expedi-
ent, but these are intended to cover application or embodi-
10 ments without departing from the spirit or scope of the 
claims attached hereto. Also, it is to be understood that the 
phraseology and terminology used herein are for the purpose 
of description and should not be regarded as limiting. 
1. DC Bus Configuration 
This invention was made with govermnent support under 15 
grant number DE-AC04-94AL85000 awarded by the United 
States Department of Energy. The government has certain 
rights in the invention. 
A DC bus with a single variable load fed by multiple 
sources is shown in FIG. 1. Each source voltage e, is less 
than the bus operating voltage v 6 so a boost converter-FIG. 
2-is used to amplify it. The converters are joined in 
output-parallel connections to the common bus. Each con-
BACKGROUND OF THE INVENTION 
It is difficult to apportion the power contribution of each 
of multiple DC power sources while maintaining a desired 
DC bus voltage. The present invention generally relates to a 
centralized controller for DC boost converters. 
20 verter contains a networked controller, shown in FIG. 3, that 
enables communications among all converters and the load 
center as well. The controller measures the boost converter 
input voltage e,, the input current jw the output current jw 
and the bus voltage v 6 , and outputs the local PWM duty 
BRIEF SUMMARY OF THE INVENTION 
25 cycle d,. Data is exchanged with other converters via the 
network connection. Depending on the particular control 
scheme, controllers may exchange any variety of sensor 
data, model data, objective function, power schedule, or The disclosed invention is a distributed control system for 
operating a DC bus fed by disparate DC power sources that 
service a known load or unknown load. The individual 30 
voltage sources vary in v-i characteristics and have maxi-
mum supply capacities that are time-varying. Each source is 
connected to the bus via a boost converter. The boost 
converters may have different dynamic characteristics and 
power transfer capacities, but are all controlled through 35 
PWM. 
The primary problem addressed herein is to track the 
time-varying power sources and apportion the power con-
tribution of each while maintaining the DC bus voltage 
within the specifications. A central digital controller is 40 
developed that solves the steady-state system for the optimal 
duty cycle settings that achieve a desired power supply 
apportionment scheme for a known or a predictable DC 
load. A distributed networked control system is then derived 
from the central system that utilizes communications among 45 
controllers to compute a shared estimate of the unknown 
time-varying load through shared bus current measurements 
and common (replicated) bus voltage measurements. 
BRIEF DESCRIPTION OF THE DRAWINGS 50 
FIG. 1 illustrates one example of a boost-mediated DC 
bus. 
external commands from operators. 
1.1 Control Philosophy and PowerFlow 
The general objective of any of the many possible control 
schemes is to maintain the bus voltage within some specified 
range in response to load and input voltage variations. The 
multiple distributed sources have time-varying power 
capacities, so the control scheme must also continually 
adjust the converter input currents to respect the changing 
power limits while maintaining the bus voltage. The power 
flow equations are: 
P Source = P Load + P Loss 
~ (eihi + rijii + vbhi) = 0 
; 
(1) 
(2) 
(3) 
(4) 
(5) 
FIG. 2 illustrates one example of a boost converter circuit. 
FIG. 3 illustrates one example of a networked controller. 
FIG. 4 illustrates one example of a general state space 
Let P source max be the instantaneous maximum power 
55 available from all sources, and Ps,max be the instantaneous 
maximum power available from the i th source so: 
model. 
FIG. 5 illustrates one example of a r G controller archi-
tecture. 
FIG. 6 illustrates one example of a r G flowchart. 
FIG. 7 illustrates one example of an adaptive cascade PI 
controller. 
DETAILED DESCRIPTION 
Various embodiments will be described in detail with 
references to drawings, wherein like reference numerals 
60 
(6) 
(7) 
According to (6) the total loss plus load must never 
exceed the maximum available source power. If (6) is not 
violated, then the control problem is to properly apportion 
the power outputs of the boost converters according to the 
65 local constraints defined by (7) and the admissible bus 
voltage range. If (6) is violated, load trimming control must 
be implemented. We will consider only the case where (6) is 
US 9,733,287 B2 
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an equality for now and assume that the schedules Ps,max are 
known with certainty. Under these circumstances, the con-
trol problem involves following the source power schedule 
while regulating v 6 in response to changing input voltages 
and load schedule. If perfect knowledge of both source and 5 
load schedules obtains, then predicted control regimes can 
be calculated and control modes switched in and out accord-
ingly. The remainder of this paper will discuss a control 
scheme that relies of source/load schedules and DC models 
then substitute into (14): 
4 
(15) 
(16) 
of the aggregate bus dynamics. 
1.2 Steady State Analysis 
The average state-space system for the boost converters 
operating in continuous conduction mode are given by 
When v,'=0, the other sources provide no power and e,>0 
10 ensures j 1,>0. When other sources are active on the bus, the 
input current provided by the source at voltage e, is reduced 
by contributions from other sources. Since the boost con-
verters are unidirectional, j 1,2:0. For a positive power con-
tribution from the source, j 1,>0, so: 
15 
(8) 
(9) 20 
e,>'-;(vb-v;) 
Alternatively, the upper limit on "-, is decreased: 
Ai< _e_;_ 
(vb - v;) 
(17) 
(18) 
(19) 
where x,=ji,, xN+1=v6 , and u,=e,. Equations of the form 
given in (8) describe the local converter's KVL, and (9) 25 
gives the bus KCL. For the DC steady state, the LHS of (8) 
and (9) at zero. At steady-state the equations are: 
So converters operating collectively will provide less 
current and at higher duty cycles for given e, and v 6 than if 
operating alone. If all boost stages are exactly identical and 
driven by the same or identical voltage sources, the "homog-
enous element" case, (11) becomes: 
solving (11) and substituting into 10: 
Let R0 be 
so collecting terms gives: 
ei - rihi - Ro/\} hi - RoAi~A-kjlk = 0 
k*i 
or 
e; - ji;(r; + R0 1<.f) - R0 1<.;~1<.dlk = 0 
Hi 
vj = R0 ~Akhk, 
Hi 
(!OJ 30 
(20) 
(11) 
and (10) is: 
(12) 40 e-rj,-NA2RJ1~0 (21) 
(13) 
(14) 
Solving for j 1 and A: 
e 
45 ji=r+N1<.2R
0 
(22) 
Generally r<<R0 , so the input impedance seen by each 
voltage source increases by a factor of N. Each converter 
50 provides 1/N of the current that would be delivered by a 
single converter system. 
55 
fl_(!__ -r) 
vb 11 
(23) 
Since j6 =NRj 2 , A is the same as that of a single converter. 
Alternatively, (21) can be substituted on j to express it in 
60 terms of v 6: 
(24) 
65 (25) 
US 9,733,287 B2 
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Quadratic formula solution to (25) yields: 
A= -
1
-(Ne + ~ (Ne)2 -4rNG0 vi) 2Nvb 
When N=l, the solution is as expected: 
and if r=O, or r<<R0 , the familiar form appears: 
(26) 
(27) 
10 
(28) 15 
6 
(37) 
(37) indicates that the effective load seen by a single 
converter is aG0 , i.e., the total load is apportioned among 
the collective equally. Note that in the limit a----;,Q or N----;,oo, 
e 
A-+-, 
vb 
j 1 ----;,Q_ Moreover, the total losses through all converters is 
Nrj/, so since the input current j 1 in a collective configu-
ration is about j /N of the single converter configuration, the 
losses scale as 1/N. This encourages a modular building-
block approach based on a replicated low-power unit that 
can be composed in parallel to mediate higher power 
20 sources. The a factor can be generalized to the heterogenous 
collective. 
e 
A= -
vb 
(29) 
Recall that the maximum power available from a voltage 
generator with generation resistance r is: 
25 
e2 
Pmax = 4r or e2 = 4rPmax 
(30) 30 
Then (28) can be expressed as 
35 
1 
A= -(e+2{-;: ,jpm=-Po) 
2vb 
(31) 
40 
and (27) as 
1 ( 2{-;: ~) A= 2vb e+ {N,/NPmax-Po 
(32) 
45 
Where PO is the total bus power. The term NP max in (32) is 
the total power available from N stages. Alternatively, let 
50 1/N=a and substitute into (24): 
1.3 Output Current Apportionment 
Describe the i th output current as: 
(38) 
a is a convex set that apportions the current supplied by each 
converter. 
(39) 
Substitute (39) into (10): 
(40) 
(41) 
Solve for "-, by the quadratic equation: 
(42) 
(33) 
(34) 
(35) 
which is an indexed version of (35). The term a,G0 is the 
55 effective (reduced) load admittance allocated to the i th 
converter. Let 
(36) 60 
So (35) and (36) present the solution for A in terms of the 
fraction a of the total power provided to the load by a single 65 
stage. Note also that the input current for each stage can be 
determined by 
(43) 
(44) 
So a is a partition of the total bus load assigned to each 
converter. The set a can also be viewed as apportioning the 
power output P,0 of each converter: 
US 9,733,287 B2 
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(45) 
where 
(46) 
Provided the set a represents an admissible apportion-
ment that respects the maximum power capacity of each 
individual converter for a given (known) load G0 , the duty 
cycle can updated by each converter controller according to 
( 42) in a decentralized scheme. 
8 
transmit a new value for G0 over the network to the con-
verter controllers, but again the arrival at each converter is 
subject to uncertain communication delays and intraarrival 
jitter. Finally, for heterogenous collectives, the controllers 
5 must have a protocol for arriving at the set a. 
Since the available power from a source may change 
according to a schedule, the collective must complete a new 
apportionment agreement based on some policy at each 
change. For now we assume the schedule consists of values 
10 for a with event times, i.e., a vector time sequence 
(51) 
Now g,vb is the ith converter output current j2 ,. Set vb to 
the desired reference voltage, vb =vb* and G0 v b *=jb *, the bus 15 
reference current, and substitute into (42): 
Each controller has a local copy of A and all controllers 
are synchronized to a common clock. At each time step in A 
the controllers pick their respective values for a,(tk) and 
adjust the duty cycle according to (47). 
(47) 
Equation (14) is a decentralized, feedforward algorithm in 
terms of the i th sensed input voltage e,, the bus reference 
voltage vb*, the bus reference current jb *, and the a, the i th 
apportionment factor. It relies on knowledge of the effective 
input resistance r,, (generator resistance+line resistance+ 
inductor resistance+switch resistance), and G0 , the total bus 
load. In most cases of interest, the actual value of G0 is 
unknown and time-varying. Consequently, jb * is also 
unknown. In the case of ideal homogenous collective, 
jb = Nj, = Nj,; 
and 
G
0 
= !.!:_ = Nj,; 
Vb Vb 
(48) 
(49) 
2. Development of Control Concepts 
In this section we develop control concepts based on the 
ideal steady-state derivations of the previous section. First, 
20 a centralized control system for ideal collectives is devel-
oped. The idealizations are based on two assumptions: 1) 
certain and correct knowledge of model parameters; and 2) 
perfect synchronization of events through a global clock. 
Once the performance envelope has been established for 
25 the ideal central controller, a distributed control system 
model is developed. The developments are guided by the use 
of model-based adaptive control concepts in which control 
agents perform computations and communications in real 
time. The computations involve combining sensor readings 
30 with models and optimization routines. Model structure, 
parameters, and optimization cost functions are shared 
through communications protocols at appropriate times. 
Local sensor data is also shared periodically among 
control agents. In general, control designs are evaluated 
35 according to the frequency and amount of information 
sharing required, and a performance metric based on the 
specifications for bus voltage and converter currents. For our 
purposes, let the state vector be 
Since each converter takes an independent measurement 
ofvb, vM knowledge ofN-1, the number of other converters 40 
on the bus, and the local output current measurement, jw 
provide a means to estimate G0 • In practice, the measure-
ments vM and j 2, are noisy so an estimator is needed to 
predict G0 • Moreover, the converters certainly not likely to 
be exact replicas, so modeling errors will be uncompensated 45 
without feedback. The same holds true for an inhomegenous 
collective by definition. In this case the bus current jb is 
unknown at each converter. But the collective has distrib-
uted knowledge of the value and through a timely sharing 
protocol, the value of jb may be determined through the sum 50 
(52) 
and the desired state be x*, which are the reference values 
for the input currents and bus voltage. The control strategy 
is to track the changing reference currents and bus voltage. 
Usually, the bus voltage reference is constant and has a 
tolerance of ±ti.vb, but variations in bus voltage are possible 
with model-based controls. 
(50) 
For now assume the bus voltage is regulated and the input 
currents are tracked. The goal is to respond in real time to 
disturbances in the load, G0 , and the input voltage vector e, 
and to changes in power apportionment policy summarized 
in the convex set a. 
Apportionment policy must always respect the changing 
limits to source power capacity, but may impose other 
factors within those bounds based on reliability, ramp-up 
55 time, economic and environmental factors, and other con-
siderations. This requires reasoning about the specifics of the 
source generators, and involves defining a preferred mix of 
generation through cost functions and a subsequent optimi-
and knowledge that all converters sample and report the 
values synchronously. Against sampling clocks are generally 
out of phase and communications channels have latencies, 
usually uncertain, so to estimate jb, an estimator that 60 
accounts for the sampling jitter and communications delay 
zation that determines a over a given epoch. 
2.1 General State-Space Model 
A general state space model for the system and controller 
is given in FIG. 4. There are four system matrices repre-
senting the energy storage components, HG, (inductors and 
capacitors), dissipation, RG, (resistors), state feedback, F G, 
(in addition to sensor noise) must be found. Moreover, all 
converters must arrive at the same estimate of jb close 
enough in time to coherently adjust their outputs while 
maintaining vb within specification and ensuring j, respects 
its specification based on equation (7). Since we also assume 
that load controller may have a known load schedule, it may 
65 (duty cycles as A), and input gains, PG, (voltage gains). The 
control system, represented by r G, changes the state feed-
back matrix components of F G, which are A, and the voltage 
US 9,733,287 B2 
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gains of PG, which is unity for boost converters but contains 
duty cycles for buck converters. 
The state equations for a bus with N converters are 
10 
U= 
(53) 5 h 
(54) 
(55) 10 
current source, enabling multi-bus interconnections. Recall 
the state vector is given by (52) and consists of the source 
currents and the bus voltage. The output vector is the vector 
i=Acr+Bc;11,y=Ccr (56) 
where HG and RG are diagonal matrices of size N+l, FG is 
a skew symmetric matrix of size N + 1, PG is a N + 1 diagonal, 
and the input voltage vector u ( e,) is an N xl vector. The last 
row and column of the system is occupied by the DC bus 
equation. 
The elements of the system matrices are 
He= 
where L, is the i th inductor, and Cr=~C,+C6+~Cg, i.e., sum 
h1 
h2 
15 x= hN 
vb 
of individual converter output currents, the bus voltage, and 
20 the total bus current. The controller 
hi 
h2 
25 y= hN 
vb 
jb 
of converter output capacitances, native bus capacitance, C6 , 
and the sum of load capacitances, ~Cg. The dissipation 30 
matrix represents the losses from the converters and the total 
load admittance on the bus, where Cc= 
-'1 
-'2 
-'N 
Re= 
G0 =~G,+G6 , the total of all individual conductances that are 
directly connected to the bus, including any native bus 
conductance. The state feedback matrix is a skew-symmetric 
Fe= 
matrix with element values of A,. The input gain matrix PG, 
35 
0 
r G measures x, y, and u, and outputs F G and PG: it essentially 
adapts AG and BG and as such is an adaptive state feedback 
and adaptive gain controller. However, because they repre-
40 sent average duty cycles for PWM-based control, physical 
limits on the values of F G constrain entries to Osf,f'd. The 
values of fif constrain the eigenvalues of the system. 
The controller selects the AG matrix (and BG if buck 
converters are used to mediate higher voltage sources) in 
45 
equation (56), to move the state x(tk) to the desired reference 
state x*(tk+i) as determined by the model calculations, in 
response to the disturbances in input voltage u and load. 
Load disturbances manifest in the G0 parameter of the RG 
matrix, so the system is linear time-varying (LTV), but is 
LTI between load disturbances and control interventions. 
50 The steady state equations corresponding to equation (53) 
are 
is an identity matrix if all source converters are boost 
converters. Otherwise it has 1 s for boost converter entries 
and duty cycle settings for buck converters. The control 55 
vector u is 
(57) 
(58) 
(59) 
Pc= 
composed of the source voltages and an auxiliary current 
source or load, j 3 , applied directly to the bus. If j 3 is negative, 
it represents a current sink, otherwise it's a 
so for a known load (RG is fixed), known duty cycles (F G is 
fixed), and for x=x*, the input vector ([ ej 3 ]) can be computed 
60 from (58). Alternatively, the state x can be computed from 
known load, duty cycles and input voltages from equation 
(59). 
2.2 General Controller Architecture 
FIG. 5 shows a general architecture for the central con-
65 trailer r G· A Load Power Sharing Policy module computes 
a new value for the vector a asynchronously according to a 
load apportionment policy. Changes to a can occur asyn-
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chronously and continuously. The bus load is estimated from 
bus voltage and bus current measurements by the Bus Load 
Estimator (<t), or from a predicted or scheduled value 
provided directly by the load controller (G0 *). 
The Model-Based Reference Generator computes steady- 5 
state values for the input and output current references j 1, *, 
j2 , *, and/or the duty cycle reference "-, *, for use in direct or 
closed loop control algorithms. The module takes as inputs 
the bus voltage reference v6 *, input voltage measurements, 
loss resistances r,, and the load conductance, <t. The 10 
Model-Based Reference Generator can implement any 
decentralized or distributed optimization calculation, or 
equations (27), (44) or (47). 
Reference value for the state variables are provided to 15 
feedforward/feedback control loops that measure the con-
verters' states and output the duty cycle commands. Values 
for the duty cycles can also be fed directly to the PWM 
actuators in an open-loop feedforward control scheme. 
Gains for discrete control algorithms are calculated by the 20 
Control Algorithm Gain Calculation module. K* is a vector 
of gain values for generalized PID control loops. Values of 
converter inductance, input resistance, capacitance (FIG. 2), 
and load G0 can be used for tuning the PID loops. 
12 
2.4 Adaptive Cascade PI Controller 
Note that if the DC boost converters have different 
dynamics, individual compensators are needed to adjust the 
transient performance of the system in response to changes 
in load and input voltage. In some cases, estimation errors 
and the differing dynamics may prevent settling to the proper 
steady state apportionments. The "a" strategy apportions the 
common lead among converters. However, power sources 
are limited by their respective power envelopes and may 
have variable losses, requiring apportionment of the power 
input of each boost converter. 
FIG. 7 shows an adaptive cascade PI control architecture 
that allows apportionment of the input power according to a 
source power schedule. The theory of operation behind this 
control scheme is to apportion the input power according to 
an optimal input power schedule from each source (genera-
tor). 
An optimization and scheduling protocol is conducted 
among source and load control agents to obtain a maximum 
power schedule, P={P1mox(t), p2max(t), ... pNmax(t)} for 
each source based on efficiency, reliability, fuel usage, CO2 
emissions, availability of variable sources (wind and solar), 
and other considerations. From the p,m= value for the 
current epoch, the maximum input current j1,m= is found by 
2.3 Steady-State Feedforward Controller 25 dividing by the input voltage measurement for the current 
control cycle. FIG. 6 shows a flowchart for a model-based steady-state 
implementation of the controller r G· This algorithm com-
putes the optimal value for the duty cycles that respect the 
apportionment values a, but estimates the changing load 
conductance G0 and responds to changing input voltages. 30 
The prime formula in this version is given by (47): 
(58) 
The j 1,m0 x values are shared over the network whenever 
one or more changes, and a proportion 
;max 
lli /3; = I.fr,=, I/3; = 1 (convex set) 
(60) 
A;(k) = 2~' (e,(k) + ~ er(k) -4r;V/,J2;(k)) 
b 35 is computed. This provides a proportional gain in analogy to 
a, for bus load apportionment, but applied to the input 
current. 
The ~, parameter computed by the Input Power Appor-
tionment PI Gain Stage-FIG. 7) scales a conventional 
The estimate of the local output current reference j2 , * in 
(58) can be determined from the local measurement of j2 ,(k) 
by 
(59) 
40 cascade PI loop stage (Cascade PI Stage-FIG. 7) that uses 
the common bus voltage v 6 measurement and the bus volt-
age reference v 6 * to provide a common error signal to each 
controller (Bus Voltage Error Loop-FIG. 7). The error 
signal is fed to a PI stage to generate an individual input 
45 current reference j1,*. 
Controllers share gains KPI and Kn, so the i th controller 
in the Laplace domain obeys 
Control agents can also share current measurements on 
each control cycle through a network protocol to obtain 
j6 (k)=~j2 ,(k) and obtain L,(k)=aj6 (k). This approach 
requires high-tempo communications but can compensate 
for different converter dynamics by ensuring a common 50 
basis for current apportionment at each control cycle. 
Each control agent estimates its apportioned load conduc-
tance (or current) based on the agreed-upon set a, resulting 
in power contributions from each converter/source in pro-
portion to a at steady state. The apportionment set a must 55 
be updated according to power sharing protocols conducted 
vl,(s) - vb(s) = EAs) (61) 
(62) 
Hence the input current reference signals remain in pro-
portion throughout time in response to the common bus 
voltage error. The gains Kp
1 
and KI
1 
can be chosen to adjust 
the loops for stability, settling time, and overshoot. The 
sampled current measurement j1, is subtracted from j1,* to 
by all generation control agents when source power capacity 
changes require a new generation power flow operating 
point, but operation is decentralize during intervals of con-
stant a. 60 obtain a current error signal for a subsequent PI stage that 
outputs a value for 1-A,( d,), the duty cycle. The Source Power Sharing Policy determines a from an 
interactive agreement protocol based on the optimal power 
capacity envelope P*, which is a time-varying quantity that 
captures natural variations in generation power in sources 
such as wind and solar, preferences for reducing fuel con- 65 
sumption and/or CO2 emissions from fossil-fueled sources, 
etc. 
The current reference j1,* is also fed into a feed-forward 
Model Stage (FIG. 7) that computes the ideal steady-state 
value for "-, from the source voltage measurement e,, input 
resistance and bus voltage reference v 6 *. Mode switches 
SW! and SW2 allow mixed modes among feedforward and 
dual-loop control. The second PI loop (Source Current Error 
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Loop) has gains KP, and KI, that are scaled by parameters 
that hold the proportions of duty cycles to 
(63) 5 
in one form of the adaptive gain strategy for converging duty 
cycles in unison. 
There are many variations on the theme for the controller 
10 
architecture of FIG. 5. Note that the Adaptive Cascade PI 
Controller is an instance of the more general r G architecture. 
The r G architecture accepts many different schemes for 
power schedule optimization, power apportionment, feed- 15 
forward and feedback controllers, model-based controllers, 
and adaptive controllers. 
I claim: 
1. A method for managing a plurality of direct-current 20 
(DC) boost converters, the plurality of DC boost converters 
being output parallel-connected to a bus having a bus 
voltage, each of the plurality of DC boost converters receiv-
ing power input from a corresponding source, the power 
input having an input voltage and an input current, each of 25 
the plurality of DC boost converters having a controller 
communicatively networked to all other controllers of all 
others of the plurality of DC boost converters, the method 
comprising: 30 
each controller of a plurality of DC boost converters 
measuring an input voltage and an input current from 
its corresponding source; 
each controller of the plurality of DC boost converters 
communicatively sharing with all other controllers of 35 
all others of the plurality of DC boost converters 
quantities relating to: 
a power operating point of its corresponding source, 
wherein the power operating point is the maximum 
instantaneous available power from the correspond- 40 
ing source; 
the measured input voltage from its corresponding 
source; and 
the measured input current from its corresponding 
source; 45 
each controller of the plurality of DC boost converters 
determining a pulse-width modulation duty cycle for its 
DC boost converter via an adaptive cascade PI control 
architecture, wherein the adaptive cascade PI control 
architecture includes an input power apportionment PI 50 
gain stage, further wherein the adaptive cascade PI 
control architecture includes input parameters of the 
measured input voltage and the measured input current 
of its corresponding source, an actual bus voltage, and 
a desired bus voltage; and 
each DC boost converter operating in accordance with the 
pulse-width modulation duty cycle determined by its 
controller. 
55 
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sharing the desired operating current for its corresponding 
source with all other controllers of all others of the plurality 
of DC boost converters. 
4. The method of claim 3, wherein the input power 
apportionment PI gain stage of the adaptive cascade PI 
control architecture includes: 
calculating a ~ value that is a quotient of the desired 
operating current for its corresponding source divided 
by a sum of all desired operating currents for all 
corresponding sources of all controllers of all of the 
plurality of DC boost converters; 
calculating a proportional gain coefficient that is a product 
of the ~ value and a nominal proportional gain coeffi-
cient; and 
calculating an integral gain coefficient that is a product of 
the ~ value and a nominal integral gain coefficient, 
wherein the proportional gain coefficient and the integral 
gain coefficient are applied to a bus voltage error loop. 
5. The method of claim 4, wherein the adaptive cascade 
PI control architecture can be selectively switched to include 
only one of a duty cycle PI gain stage or a feed-forward 
model stage. 
6. The method of claim 5, wherein: 
the adaptive cascade PI control architecture is switched to 
include the duty cycle PI gain stage; and 
the duty cycle PI gain stage includes: 
calculating an a value that is a partition of a total bus 
load assigned to its DC boost converter; 
calculating another proportional gain coefficient that is a 
product of a quotient a/~ and another nominal propor-
tional gain coefficient; and 
calculating another integral gain coefficient that is a 
product of the quotient a/~ and another nominal inte-
gral gain coefficient; and 
wherein the another proportional gain coefficient and the 
another integral gain coefficient are applied to a source 
current error loop. 
7. The method of claim 6, wherein the a value is deter-
mined via an interactive agreement protocol conducted 
among all the controllers of all of the plurality of DC boost 
converters. 
8. The method of claim 5, wherein: 
the adaptive cascade PI control architecture is switched to 
include the feed-forward model stage; and 
the feed-forward model stage includes model-based deter-
mination of a complement of the pulse-width modula-
tion duty cycle based upon the desired bus voltage, the 
measured input voltage from its corresponding source, 
and an estimated equivalent input resistance. 
9. The method of claim 4, further comprising overriding 
the calculating of the ~ value and setting the ~ value to unity. 
10. The method of claim 1, wherein the input power 
apportionment PI gain stage includes a minimization of a 
power cost function, the power cost function taking as input 
the quantities relating to power operating points from all 
controllers of all of the plurality of DC boost converters, the 2. The method of claim 1, wherein the method elements 
of measuring, communicatively sharing, determining a 
pulse-width modulation duty cycle, and operating in accor-
dance with the pulse-width modulation duty cycle, are 
repeated. 
60 minimization of the power cost function returning an actual 
power operating point for its corresponding source. 
3. The method of claim 1, wherein for each controller, the 
input power apportionment PI gain stage determines a 65 
desired operating current for its corresponding source, the 
method further comprising each controller communicatively 
11. The method of claim 10, wherein the power cost 
function to be minimized is the same for each controller. 
12. The method of claim 10, wherein the power cost 
function factors in the availability of wind power from a 
corresponding source of at least one of the plurality of DC 
boost converters. 
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13. The method of claim 10, wherein the power cost 
function factors in the availability of solar power from a 
corresponding source of at least one of the plurality of DC 
boost converters. 
14. The method of claim 10, wherein the power cost 5 
function penalizes CO2 emissions. 
15. A power system, comprising: 
a direct current (DC) bus having a bus voltage; 
a plurality of DC power sources; 
a plurality of DC boost converters, wherein each DC 10 
boost converter couples a corresponding one of the 
plurality of DC power sources to the DC bus, each DC 
boost converter having a controller; 
an information network communicatively coupling all of 
the controllers of the DC boost converters, 
wherein the controller of each DC boost converter is 
programmed and configured to: 
measuring an input voltage and an input current from 
its corresponding source; 
15 
communicatively share with all other controllers of all 20 
others of the plurality of DC boost converters, via the 
information network, quantities relating to: 
a power operating point of its corresponding source, 
wherein the power operating point is the maxi-
mum instantaneous available power from the cor- 25 
responding source; 
the measured input voltage from its corresponding 
source; and 
16 
wherein the proportional gain coefficient and the integral 
gain coefficient are applied to a bus voltage error loop. 
18. The system of claim 17, wherein each controller is 
programmed and configured such that the adaptive cascade 
PI control architecture can be selectively switched to include 
only one of a duty cycle PI gain stage or a feed-forward 
model stage; 
further wherein the duty cycle PI gain stage includes: 
calculating an a value that is a partition of a total bus 
load assigned to its DC boost converter; 
calculating another proportional gain coefficient that is 
a product of a quotient a/~ and another nominal 
proportional gain coefficient; and 
calculating another integral gain coefficient that is a 
product of a quotient a/~ and another nominal inte-
gral gain coefficient; and 
wherein the another proportional gain coefficient and 
the another integral gain coefficient are applied to a 
source current error loop; and 
still further wherein the feed-forward model stage 
includes model-based determination of a complement 
of the pulse-width modulation duty cycle based upon 
the desired bus voltage, the measured input voltage 
from its corresponding source, and an estimated 
equivalent input resistance. 
19. A method for managing a plurality of direct-current 
(DC) boost converters, the plurality of DC boost converters 
being output parallel-connected to a bus having a bus the measured input current from its corresponding 
source; and 30 voltage, each of the plurality of DC boost converters receiv-
ing power input from a corresponding source, the power 
input having an input voltage and an input current, each of 
the plurality of DC boost converters having a controller 
determine a pulse-width modulation duty cycle for its 
DC boost converter via an adaptive cascade PI 
control architecture, wherein the adaptive cascade PI 
control architecture includes a input power appor-
tionment PI gain stage, further wherein the adaptive 35 
cascade PI control architecture includes input param-
eters of the measured input voltage and the measured 
input current of its corresponding source, an actual 
bus voltage, and a desired bus voltage; and 
wherein each DC boost converter operates in accordance 40 
with the pulse-width modulation duty cycle determined 
by its controller, wherein each DC boost converter 
receives an input voltage and an input current from its 
corresponding DC power source and outputs an output 
current to the DC bus at the bus voltage. 45 
16. The system of claim 15, wherein each controller is 
programmed and configured such that the input power 
apportionment PI gain stage determines a desired operating 
current for its corresponding source, and each controller is 
programmed and configured to communicatively share the 50 
desired operating current for its corresponding source with 
all other controllers of all others of the plurality of DC boost 
converters. 
17. The system of claim 16, wherein each controller is 
programmed and configured such that the input power 55 
apportionment PI gain stage of the adaptive cascade PI 
control architecture includes: 
calculating a ~ value that is a quotient of the desired 
operating current for its corresponding source divided 
by a sum of all desired operating currents for all 60 
corresponding sources of all controllers of all of the 
plurality of DC boost converters; 
calculating a proportional gain coefficient that is a product 
of the ~ value and a nominal proportional gain coeffi-
cient; and 
calculating an integral gain coefficient that is a product of 
the ~ value and a nominal integral gain coefficient, 
65 
communicatively networked to all other controllers of all 
others of the plurality of DC boost converters, the method 
comprising: 
each controller of a plurality of DC boost converters 
measuring an input voltage and an input current from 
its corresponding source; 
each controller of the plurality of DC boost converters 
communicatively sharing with all other controllers of 
all others of the plurality of DC boost converters 
quantities relating to: 
a power operating point of its corresponding source, 
wherein the power operating point is the maximum 
instantaneous available power from the correspond-
ing source; 
the measured input voltage from its corresponding 
source; and 
the measured input current from its corresponding 
source; 
each controller of the plurality of DC boost converters 
determining a pulse-width modulation duty cycle for its 
DC boost converter via an adaptive cascade PI control 
architecture, 
wherein the adaptive cascade PI control architecture 
includes input parameters of the measured input 
voltage and the measured input current of its corre-
sponding source, an actual bus voltage, and a desired 
bus voltage; 
wherein the adaptive cascade PI control architecture 
includes an input power apportionment PI gain stage, 
the input power apportionment PI gain stage includ-
ing: 
determining a desired operating current for its cor-
responding source, with each controller commu-
nicatively sharing the desired operating current for 
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its corresponding source with all other controllers 
of all others of the plurality of DC boost convert-
ers; 
calculating a ~ value that is a quotient of the desired 
operating current for its corresponding source 5 
divided by a sum of all desired operating currents 
for all corresponding sources of all controllers of 
all of the plurality of DC boost converters; 
calculating a proportional gain coefficient that is a 
product of the~ value and a nominal proportional 10 
gain coefficient; and 
calculating an integral gain coefficient that is a 
product of the~ value and a nominal integral gain 
coefficient, 
wherein the proportional gain coefficient and the 15 
integral gain coefficient are applied to a bus volt-
age error loop; 
wherein the adaptive cascade PI control architecture 
can be selectively switched to include only one of a 
duty cycle PI gain stage or a feed-forward model 20 
stage, wherein: 
the duty cycle PI gain stage includes: 
18 
calculating another integral gain coefficient that is 
a product of a quotient a/~ and another nominal 
integral gain coefficient; and 
wherein the another proportional gain coefficient 
and the another integral gain coefficient are 
applied to a source current error loop; and 
the feed-forward model stage includes model-based 
determination of a complement of the pulse-width 
modulation duty cycle based upon the desired bus 
voltage, the measured input voltage from its cor-
responding source, and an estimated equivalent 
input resistance; and 
each DC boost converter operating in accordance with the 
pulse-width modulation duty cycle determined by its 
controller, 
wherein the elements of measuring, communicatively 
sharing, determining a pulse-width modulation duty 
cycle, and operating in accordance with the pulse-width 
modulation duty cycle, are repeated. 
20. The method of claim 19, wherein the input power 
apportionment PI gain stage includes a minimization of a 
power cost function, the power cost function taking as input 
the quantities relating to power operating points from all 
controllers of all of the plurality of DC boost converters, the 
calculating an a value that is a partition of a total 
bus load assigned to its DC boost converter; 
calculating another proportional gain coefficient 
that is a product of a quotient a/~ and another 
nominal proportional gain coefficient; and 
25 minimization of the power cost function returning an actual 
power operating point for its corresponding source. 
* * * * * 
